Design & Reuse

100~450MHz DDR DLL with 80 Phase Selection, SMIC0.1.3um

The AR531S13 is a low-jitter low power dual channel delay locked loop (DLL) design support for DDR application. It is featured with a wide output freq...