Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 50MHz - 100MHz, UMC 0.13um HS/FSG process

Input 20M-200MHz, output 50M-100MHz, frequency synthesizable PLL, UMC 0.13um Logic HS process....