Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 25MHz - 500MHz, Output: 1000MHz - 1500MHz, UMC 65nm SP process

Input 25M-500MHz, output 1000M-1500MHz, frequency synthesizable PLL, UMC 65nm SP/RVT process....