Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 5MHz - 200MHz, Output: 12.5MHz - 300MHz, UMC 0.11um CIS process

Input 5M-200MHz, output 12.5M-300MHz, frequency synthesizable PLL with power/ground pad, UMC 0.11um CMOS Image Sensor process....