Design & Reuse

PLL IP, Input: 10MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um SP/FSG process

Output frequency 25M~400MHz PLL, UMC 0.13um SP/FSG Logic process....