Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PLL IP, Input: 32.768KHz, Output: 12MHz, UMC 0.153um G2 process

Input 32.768KHz, output 12MHz, PLL, UMC 0.153um GII Logic/MM process....