Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 10MHz - 200MHz, Output: 300MHz - 600MHz, UMC 55nm SP process

Input 10M-200MHz, output 300M-600MHz, frequency synthesizable PLL, UMC 55nm SP Low-K Logic process....