Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 33MHz - 300MHz, Output: 1000MHz - 1500MHz, UMC 55nm SP process

Input 33M-300MHz, output 1000M-1500MHz, frequency synthesizable PLL, UMC 55nm SP/RVT Low-K process....