Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 33.33MHz - 100MHz, Output: 400MHz - 800MHz, UMC 55nm SP process

Input 33.33M-100MHz, output 400M-800MHz, frequency synthesizable PLL, UMC 55nm SP/RVT Low-K process....