Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 20MHz - 300MHz, UMC 55nm SP process

Input 20M-200MHz, output 20M-300MHz, frequency synthesizable PLL, UMC 55nm SP/RVT Low-K Logic process....