Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PLL (Frequency Synthesizer) IP, Input: 25MHz - 66MHz, Output: 400MHz - 800MHz, UMC 65nm LP process

Input 25M-66MHz, output 400M-800MHz, frequency synthesizable PLL, UMC 65nm LP/RVT Low-K Logic process....