Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 20MHz - 300MHz, UMC 90nm LL process

Input 20M-200MHz, output 20M-300MHz, frequency synthesizable PLL, UMC 90nm LL/RVT Low-K Logic process....