Design & Reuse

Power on Reset IP, Input: 3.3V, UMC 90nm SP process

Vrr=Vfr=2V, input VCC3IO=3.3V, 3.3V RTC Power On Reset, special request by MTD, UMC 90nm SP/RVT Low-K Logic process....