Design & Reuse

Power On Reset Circuit

The designated IP is a power on reset circuit intended for integration into 130nm CMOS technology System on Chips. RESET threshold value is determined...