Design & Reuse
Catalog of SIP Cores
System on Chip design resources

800/1000 MHz DLL-based frequency multiplier

090TSMC_MDLL_01 is a clock multiplier accept an input clock and generates a phase-locked output clock at a multiple of the input clock frequency. As w...