Design & Reuse
Catalog of SIP Cores
System on Chip design resources

SMIC 0.13um 1.2v/3.3v PLL

This PLL is designed for audio clock generation. The reference clock is 13.5MHz crystal or the input clock. It supports 256*fs clock output and 384*fs...