Design & Reuse

SMIC40nm Integer-N PLL, 600M-2.4G

This present IP is a self-biased Phase Locked Loop (PLL) circuit, which can cover 600MHz-2.4GHz vco output frequency. It can generate adjustable clock...