Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC55nm Integer-N PLL, 32M ~ 256MHz

This present IP is a Phase Locked Loop (PLL) circuit. It’s analog PLL suitable for various frequency node generations. The VCO can run from 32MHz to 2...