Design & Reuse
Catalog of SIP Cores
System on Chip design resources

19ns Voltage-Latched Comparator

The TS_CMP_19ns_X8 is a high-speed voltage clocked comparator with rail-to-rail outputs and no hysteresis. The typical propagation delay is 19ns while...