Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Low Phase Noise Fractional-N PLL IP with Integrated Dual VCOs

Fractional-N PLL integrating dual VCOs (low-band & high-band), a programmable charge pump, a feedback divider (N) and an output divider (O), implement...