Design & Reuse
Catalog of SIP Cores
System on Chip design resources

1 Gbps DDR rail to rail LVDS receiver

LVDS_RX is LVDS receiver with rail to rail input range. The interface to the core logic includes the output signal pins (OUTp, OUTn) to receive data a...