Design & Reuse
Catalog of SIP Cores
System on Chip design resources

10-bit 4-channel 5 to 100 MSPS pipeline ADC

065TSMC_ADC_09 employs a high-performance front-end sample-and-hold with differential multistage pipelined architecture and output error correction lo...