Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 80MHz - 150MHz, Output: 80MHz - 150MHz, UMC 0.13um HS/FSG process

Input 80M-150MHz, output 80M-150MHz, frequency synthesizable PLL, UMC 0.13um Logic EHS/FSG process....