Design & Reuse

DDR DLL IP, Input: 100MHz - 150MHz, Output: 100MHz - 150MHz, UMC 0.18um G2 process

Input 100M-150MHz, output 100M-150MHz, DDR DLL, UMC 0.18um GII Logic process....