Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Linear Regulator IP, UMC 90nm SP process

3.3V to 1.0V/100mA REG, Linear Regulator, UMC 90nm SP/RVT Low-K Logic process....