Design & Reuse

PLL IP, Input: 25MHz, Output: 156.25MHz, UMC 40nm LP process

Jitter clean integer-N LC-PLL for serdes, output frequency is 156.25M, input frequency is 25M for Low-Jitter Mode, 156.25M for JitteRClean Mode. UMC 4...