Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 12MHz, Output: 120MHz / 540MHz, UMC 40nm LP process

Input 12MHz, output clock1 540MHz and output clock2 120MHz, PLL, UMC 40nm LP/RVT Low-K Logic process....