Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 25MHz - 200MHz, Output: 1GHz -1.5GHz, UMC 90nm SP process

Input 25M-200MHz, output 1000M-1500MHz, frequency synthesizable PLL, UMC 90nm SP/RVT Low-K Logic process....