PLL (Frequency Synthesizer) IP, Input: 25MHz - 27MHz, Output: 1050MHz - 1070MHz, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG process PLL for DDR2. Clock input 25-27MHz, clock output 1050-1070MHz....
You must be registered with the D&R website to view the full search results, including:
-
Complete datasheets for products
- Contact Suppliers for information
