Design & Reuse

PLL (Frequency Synthesizer) IP, Input: 5MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um HS/FSG process

Input 5M-200MHz, output 25M-400MHz, frequency synthesizable PLL, UMC 0.13um HS/FSG Logic process....