Design & Reuse

PLL (Spread Spectrum) IP, Input: 5MHz - 1280MHz, Output: 15.625MHz - 2000MHz, UMC 55nm LP process

Input 20M-135MHz, output 20M-135MHz SSCG, UMC 0.18um Logic process....