Design & Reuse

1 Gbps LVDS Transmitter

The interface to the core logic includes signal pin (INP) to transmit data and control pin ( EN) to configure the state of the transmitter. There are ...