Design & Reuse

Specialty Analog ESD IO IP, 1.1V Operations, UMC 40nm LP process

UMC 40nm LP/RVT Logic process, 1.1V Analog ESD IO Cell Library....