Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process
UMC 40nm LP/RVT Logic process, 3.3V Analog ESD IO Cell Library (using 2.5V overdrive 3.3V MOS)....
You must be registered with the D&R website to view the full search results, including:
-
Complete datasheets for products
- Contact Suppliers for information
