Design & Reuse

LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um HS/FSG process

20M~135MHz DLL-based LVDS RX, UMC 0.13um HS/FSG process....