Design & Reuse

Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process

UMC 0.18um GII Logic process high-density/Low Power Core Cell Library....