Design & Reuse

Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process

UMC 55nm SP/RVT Logic process 7-Track Generic Core Cell Library....