Design & Reuse

Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 28nm HLP process

UMC 28nm Logic and Mixed-Mode HLP/RVT process 9-Track POWERSLASH Cell Library (C35)....