Design & Reuse

Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 28nm HLP process

UMC 28nm Logic and Mixed-Mode HLP/LVT process 12-Track POWERSLASH Cell Library (C35)....