Design & Reuse

Standard Cell PowerSlash(TM) Library IP, RVT, 12 tracks, UMC 28nm HLP process

UMC 28nm Logic and Mixed-Mode HLP/RVT process 12-Track Standard POWERSLASH Core Cell Library (C35)....