Design & Reuse

Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 40nm LP process

UMC 40nm LP/LVT Low-K Logic process 7-Track POWERSLASH Cell Library....