Design & Reuse

Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 40nm LP process

UMC 40nm LP/HVT Logic process 12-Track high speed Cell POWERSLASH Library (C40)....