Design & Reuse

Standard Cell PowerSlash(TM) Library IP, RVT, 12 tracks, UMC 55nm LP process

UMC 55nm LP/RVT Low-K Logic process 12-Track POWERSLASH Core Cell Library....