Design & Reuse
Catalog of SIP Cores
System on Chip design resources

LVDS Receiver IP, 500Mbps, UMC 55nm LP process

LVDS RX IO PAD 500Mbps, UMC 55nm LP/RVT Low-K Logic process....