Design & Reuse

One Port Register File Compiler IP, UMC 0.18um G2 process

UMC 0.18um GII Logic process synchronous Single Port Register File SRAM memory compiler....