Design & Reuse

One Port Register File Compiler IP, UMC 40nm LP process

UMC 40nm LP One Port Register File with Sleep/Retention/Nap mode & peripheral LVT feature....