Design & Reuse

Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HPC process

UMC 28nm HPC/LVT Logic and Mixed-Mode process 7-Track POWERSLASH Cell Library (C35)....