Design & Reuse

Standard Cell PowerSlash(TM) Library IP, LVT, 9 tracks, UMC 28nm HLP process

UMC 28nm HLP/LVT Logic process 9-Track POWERSLASH standard Core Cell Library (C35)....