Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Two Port Register File Compiler IP, UMC 0.11um HS/FSG process

UMC 0.11um HS Logic process synchronous Two Port Register File SRAM memory compiler....