3.3v LVDS RX, 3 data lane and 1 clock lane using UMC 40nm LP/RVT LowK Logic Process

You must be registered with the D&R website to view the full search results, including:

• Complete datasheets for products
• Contact Suppliers for information